

Session C: Fan-out & 3D Packaging

- 13h15 **3D and 2.5D technology: Current Adoption, Market Trends & Future Challenges**
(E. Jolivet, YOLE Développement)
- 13h40 **A Wafer Level Packaging Approach for Power LEDs**
(M. Volpert, CEA-LETI)
- 14h05 **Application of 3D PLUS WDoD™ Technology for the Manufacturing of Electronic Modules in Implantable Products**
(P. Couderc, 3D Plus)
- 14h30 **Optimization of Assembly for Fan Out Packaging**
(B. Chylak, KULICKE and SOFFA)

Session D: Wafer Level Process

- Novel Method for High-Volume Via Formation in Solid-Core Glass for IC Substrates**
(R. Ostholt, LPKF)
- Alternative Deposition Solution for Cost Reduction of TSV Integration**
(J. Vitiello, ALTATECH)
- Substrate-less approach by single layer transfer for RFSOI performance**
(A. Vinci, CEA-LETI)
- TSV with 40 µm Diameter Replacing Wiring Pads**
(G. Parteder, AMS AG)

14h55-15h30

Exhibition/coffee break

Session E: Embedded Applications / UNSETH Project

- 15h30 **Technical Agenda and Building Blocks in Electronic Assembly and Packaging for Secure IoT Solutions**
(B. Candaele, THALES)
- 15h55 **Tamper Respondent Envelope Solutions Realized by Additive Manufacturing - Smart Packaging Solutions for Secure Applications**
(F. Roscher, ENAS Fraunhofer)
- 16h10 **New Generation of Component Embedding Technology for High End Applications**
(T. Schwarz, ATS)
- 16h35 **Reliability Characterization of Advanced Technological Bricks for Secure Smart Systems: HDI Embedded PCB & Anti-Tamper Solutions**
(A. Lecavelier, THALES)
- 17h00 **Development of High Density Thin Wafer- Level SiP for Wafer-Level 3D Packaging and System Integration Secure Solutions in FOWLP**
(A. Cardoso, NANIUM SA)

Session F: Advanced Singulation

- V-DOE Laser Full Cut Dicing of Thin Si IC Wafer**
(J. Van Borkulo, ASMPT)
- Solutions for Thin and Tiny Dies with High Die Strength and for Thinning WLCSP and eWLB Wafers**
(G. Klug, DISCO HI-TEC)
- Plasma Dicing; Reducing the Cost of Singulating Thinner, Smaller die**
(R. Barnett, SPTS Technologies)
- Plasma Dicing on Tape**
(M. Notarianni, PLASMA-THERM)

17h30 -18h00 Exhibition

17h00 Exhibition

19h30 Social Event Restaurant « Les Jardins de Saint Cecile »

Thursday May 18th

9h00 Keynote 2

[Christophe Zinck \(ASE, auditorium\)](#)

Title: [Fan-In WLCSP a mature technology? What's next?](#)

Session G: Design

- 9h45 **BGA Package Design Techniques for Electrical Performance Awareness**
(G. Graziosi, STMicroelectronics)
- 10h10 **Design and Verification Methodology of Heterogeneous Chips and Assemblies for Flip-Chip and 2.5D/3D Applications**
(O. Guillier, CMP)
- 10h35 **LGA/BGA substrate Package Design Productivity Enhancement with Cadence Ravel: DRC checks, Layout Generation & Optimization**
(O. Franiatte, STMicroelectronics)

Session H: Advanced FC Process

- 10nm CPI Study for Fine Flip Chip Attach Process and Substrate**
(MC. Hsieh, STATS ChipPAC)
- Study of High UPH TCB Process with high throughput NCP**
(H. Myodo, NAMICS Corporation)
- Advanced Underfill Solutions Tailored for Next Generation Flip Chip Devices**
(R. Guino, HENKEL)

11h00-11h35 Exhibition/coffee break

Session I: High-Rel. Packaging

- 11h35 **Solder Paste Deposition: New Challenges for Fine Pitch Assemblies in Military Applications**
(A. Chaillot, A. Mauret, MBDA)
- 12h00 **Packaging of Micro-Module Dedicated to Power Amplifier HF Application for Avionic Communication**
(S. Bellenger, EOLANE Angers)
- 12h25 **Hermetic Package Design and Optimization for Encapsulation of an X-Band 50 W GaN High Power Amplifier**
(L. Marechal, UMS)

Session J: STD Assembly process

- Large Format Packaging for IoT**
(N. Fan, ASM)
- Copper Wire in Automotive: Key Challenges and Robust Validation**
(F. Quercia, STMicroelectronics)
- Controlling Die Attach Flow - Film and Liquid Solutions**
(T. Winster, HENKEL)

12h50– 14h00 Lunch & Exhibition (Exhibition hall)

Session K Power Applications

Session L: Advanced Process & Characterization

14h00 **Development, Characterization and Optimization of Copper Clip Package for Power MOSFETs**
(K.K. Lwin, UTAC)

3D Defect Localization Technique Using Lock-in Thermography Coupled to an Automatic Test Equipment
(F. Infante, INSTRASPEC Technologies)

14h25 **Second Level Reliability of QFN Cavity Packages Based on Liquid Crystal Polymer Thermoplastics - Experimental Results and Finite Elements Analysis Comparison**
(B. Levrier, BRUNO LEVRIER EXPERTISES)

Cost effective Integration of Optical Waveguides on Thin Film Interposer
(E. Dubois, IEMN Lille)

14h50 Keynote 3

[Seung Wook Yoon \(STATS-ChipPAC, auditorium\)](#)

[Title: FO-WLP: The third Wave of Fan-Out Packaging with Scalability](#)

15h35 Best Paper Award

16h00 End of MINAPAD 2017